Abstract-The next linear collider (NLC) accelerator proposal at Stanford Linear Accelerator Center (SLAC, Menlo Park, CA), requires a highly efficient and reliable, low cost, pulsed-power modulator to drive the klystrons. A solid-state induction modulator has been developed at SLAC to power the klystrons; this modulator uses commercial high voltage and high current insulated gate bipolar transistor (IGBT) modules. Testing of these IGBT modules under pulsed conditions was very successful; however, the IGBTs failed when tests were performed into a low inductance short circuit. The internal electrical connections of a commercial IGBT module have been analyzed to extract selfand mutual partial inductances for the main current paths as well as for the gate structure. The IGBT module, together with the partial inductances, has been modeled using PSpice. Predictions for electrical paths that carry the highest current correlate with the sites of failed die under short circuit tests. A similar analysis has been carried out for a SLAC proposal for an IGBT module layout. This paper discusses the mathematical model of the IGBT module geometry and presents simulation results.
I. INTRODUCTION
T HE next linear collider (NLC) accelerator proposal at Stanford Linear Accelerator Center (SLAC, Menlo Park, CA) has selected the solid-state induction modulator approach for its X-band klystrons because of its high efficiency, high reliability, and low cost [1] . The topology selected for the modulator consists of 80-off-single-turn magnetic cores, each driven by its own solid-state switch. The secondary of the modulator has three turns: the total leakage inductance referred to the secondary is low ( H) [1] . To drive the core without using a matched pulse forming network requires a switch that can turn on and off quickly at high power levels [1] .
The solid-state induction modulator uses high voltage (3.3 kV) high current [4 kA pulses for 10 s, at 15 V gate-emitter voltage ( )] insulated gate bipolar transistor (IGBT) modules from manufacturer "A" [2] . These IGBTs were developed for traction applications and, although not specifically designed for ultra-high speed pulsed power use, were used successfully in a prototype induction modulator.
II. TESTING OF IGBTs
The prototype solid-state induction modulator has been designed, built, and tested at SLAC [2] . The manufacturer "A" IGBT modules in the modulator worked reliably during normal operation but many failed during an arc on the secondary. Measurements have shown that peak current through an IGBT module can exceed 15 kA during an arc, with a rate of rise greater than 10 kA/ s [2] . An IGBT test circuit was set up to simulate short-circuit faults on the secondary of the modulator.
Two types of short circuit test have been carried out at SLAC: "soft" and "hard" short circuit. A "hard" short circuit is defined to occur when there is a short circuit present when the IGBT is switched on, whereas a "soft" short circuit is one that occurs after the IGBT has been turned on. Under ideal conditions, an IGBT facing a soft short-circuit would experience a rise in collector current ( ) until the IGBT comes out of saturation, at which point the collector voltage would rise and the current would be safely limited by the transconductance of the switch. Ideally, with a gate-emitter drive of V applied, the IGBT die in the manufacturer "A" module would come out of saturation and self-limit the module fault current to somewhere around 5 kA.
SLAC performed soft short circuit tests by using the IGBT module to discharge a capacitor through a saturable inductor. Initially, the current would rise slowly at a rate limited by the inductance of the circuit. As soon as the core saturated, it no longer impeded the current flow and a soft short was represented. Measurements made during the soft circuit test, with an initial collector-emitter voltage of 2.2 kV, are shown in Fig. 1 . Unpredicted current and gate waveforms, and IGBT failures, occurred when tests were performed into extremely low inductance ( nH) short circuits. A number of failed IGBT modules were carefully dissected and analyzed in order to determine the mechanisms of failure [2] .
III. OVERVIEW OF IGBT FAILURE
The design of the IGBT module from manufacturer "A" employs a total of 16 IGBT die and eight anti-parallel diodes. Internally, the IGBT module has four identical rafts. Each raft has four IGBT die and two anti-parallel diodes, as shown in Fig. 2 . Emitter and collector busbars (shown in Fig. 3 ) connect to each raft. The two die closest to the collector busbar are referred to as "IGBT A," while the two closest to the emitter busbar are referred to as "IGBT B." SLAC opened up 13 failed IGBT modules to determine the position of failure (see Table I ). The observed failures all occurred on one of the IGBT die closest to the emitter busbar. Inspection of damaged IGBT modules suggested that asymmetry in the internal layout of the IGBT die was causing a current imbalance which led to IGBT B taking considerably more stress than IGBT A. 
IV. IGBT FAILURE INVESTIGATIONS

A. SLAC
In order to understand these IGBT failures, SLAC and TRIUMF undertook parallel investigations; both investigated the assumption that an imbalance in inductances between the electrical paths was to blame. At SLAC various simulations of an IGBT module were performed.
1)
Circuit analysis using PSpice [3] . The simulation included inductance, calculated using Maxwell3D [4] , for the emitter of IGBT A and IGBT B: mutual coupling was not modeled in the PSpice simulation. The simulation predicted a large current spike when the emitter inductances were unmatched (10 nH for IGBT A and 0.01 nH for IGBT B), but showed normal behavior when these emitter inductances were equal [1] .
2)
Electromagnetic analysis using Maxwell3D: busbars, collector and emitter traces, wire bonds and IGBT die were all modeled as being copper. Hence, the IGBT die, in the Maxwell3D simulation, do not have gain or Miller capacitance. A simulated rate of rise of current of between 7.5 kA/ s and 9.4 kA/ s was applied to the IGBT module. The simulations showed that the current density was greatest in IGBT B [2] . 
B. TRIUMF
At TRIUMF, current sharing between the IGBT die was investigated using the circuit analysis code PSpice. The model included calculated values for self and mutual inductances of the electrical paths, as well as realistic electrical characteristics of the IGBT die.
1) Inductance Model: Fig. 3 shows a diagram of a raft from a manufacturer "A" IGBT module. In Fig. 3 , the placement of nodes in an equivalent circuit of the IGBT raft are indicated by the dots, and the effective circuit linking these nodes is traced out with lines. The main power connections to the IGBT die are via the following: 1) collector busbar, to a wide and flat collector plane, to the collector of IGBT A and then to the collector of IGBT B; 2) emitter busbar, to a power emitter plane; 3) bond wires connect from the power emitter plane to the emitter of IGBT B; 4) power emitter continues past IGBT B toward IGBT A: wire bonds connect from the power emitter to the emitter of IGBT A. The gate drive to the IGBT die is applied via external gate and control emitter terminals.
1) The gate connection to IGBT A runs a relatively short distance through a gate trace and then connects to the die via a wire bond. The control emitter connection to IGBT A is through a control emitter trace, then via a wire bond to the power emitter plane, along the power emitter plane, and finally through the wire bonds which connect the power emitter plane to the emitter of IGBT A.
2)
The gate connection to IGBT B runs through a gate trace and then connects to the die via a wire bond. The control emitter connection to IGBT B is through a control emitter trace, then via a wire bond to the power emitter plane, and finally through the wire bonds which connect the power emitter plane to the emitter of IGBT B. Fig . 4 identifies the main components of the inductance model derived for two IGBT die; due to symmetry between the upper and lower halves of the raft (Fig. 2) , and the pattern of the failures, it was deemed sufficient to model only two of the four IGBT die using PSpice [5] . Fig. 5 shows an image of the lower half of an IGBT raft with an equivalent circuit superimposed to show the location of the inductances to be modeled. The dot adjacent to each inductor indicates the first node of the inductor in the PSpice model, as per "dot" convention, and indicates the positive direction of mutual coupling. There are eight wire bonds joining each IGBT die to the emitter plane; these are modeled as going straight up, over, and down rather than following a curved trajectory. In trolEmitter represents the inductance of the control emitter trace and wire bond to the power emitter plane.
Each emitter wire bond touches the collector plane in a different location. However, the circuit model lumps all these wires as one inductance attached to the IGBT die at one node. For this first order inductance model, variations of current density between the eight-emitter wire bonds are ignored and all emitter wires are treated as emanating from a common node. Fig. 5 shows straight segment conductors as regular inductors. However, inductance is only defined for closed loops, and the inductance depends critically on the chosen return path. A circuit can be treated as being made up of "partial inductances," but this is only valid when a complete loop is considered and all the mutual terms between the partial inductances are considered [6] .
Codes such as FastHenry [7] , Amperes [8] , and Faraday [8] are capable of calculating partial inductance. FastHenry, a public domain inductance extractor, was used to calculate the partial inductance matrix for an IGBT raft. FastHenry is a three-dimensional inductance extraction program that computes the frequency dependent resistances and self-and mutual inductances between conductors of complex shape. FastHenry simulates the geometry of an object as a collection of rectilinear conductors, and calculates the electrical impedance of the object between various node points. FastHenry treats the model as a "n" port network. The output of a simulation is a text file impedance matrix showing the direct and trans-impedances across each port at a specific frequency. The result is as if an alternating current (ac) current was applied to one port on the network, and the induced voltage on all ports was measured. The real and imaginary impedance components give the resistance and inductance values, respectively, seen through the port. The imaginary impedance component on the main diagonal of the output matrix gives the self-inductance, whereas the off diagonal terms of the imaginary impedance component give the mutual inductance. For the PSpice model, the mutual inductance term is expressed as a coupling coefficient. Table II shows the calculated self-and mutual inductances for the inductors shown in Figs. 5 and 6 ; the self-inductance terms are on the main diagonal. The off-diagonal terms in Table II are the mutual inductance coupling coefficients.
2) PSpice Model of IGBT: Manufacturer "A" does not supply SPICE models for many of their products. Therefore, the PSpice model for an IGBT die was based on an International Rectifier (IR) IRG4PH50U [9] IGBT SPICE model; this IGBT is a single die device. The IR IGBT die model was "tuned" as follows.
1) The model parameters were adjusted to give a good representation of the manufacturer "A" data sheet direct current (dc) transfer characteristics, scaled for one die, at 25 C, with a collector emitter voltage of 20 V.
Measurements of capacitance of manufacturer "A" IGBT die were carried out. The parameters of an IR IGBT die model were adjusted to give good correlation with the measured voltage dependent capacitances. Fig. 7 shows the measured Miller capacitance ( ) and collector-emitter capacitance ( ) for one IGBT die, as a function of voltage; the measurements were carried out for Vce up to 350 V dc. The gate-emitter capacitance simulated is approximately 14.7 nF. Other modeling considerations were: 1) diodes (Fig. 2) were not modeled since, during turn-on conditions being examined, they are not conducting; and 2) only the wire bonds emerging from each IGBT die were modeled. A second set of wire bonds, which daisy chain the two halves of a die, were not simulated.
The PSpice circuit shown in Fig. 6 closely follows the layout shown in Fig. 5 . The self-inductance values are read in from an external file that also contains the mutual coupling terms. The PSpice model represents 2 of the 16 IGBT die in the manufacturer "A" IGBT module.
In order to simulate realistic waveforms inside the IGBT module, it is necessary to create waveforms, in a circuit external to that of Fig. 6 , which are similar to those measured. The PSpice external circuit may not exactly represent the test hardware used. The simulated gate-emitter drive voltage traverses between V and V. The gate drive is applied outside the IGBT module, between "Gate Trigger" and "Control Emitter" (Fig. 6) ; therefore, on an individual IGBT die can be different to the externally applied drive. Predictions presented for are between the gate and emitter of the IR IGBT model.
3) Simulation Results-Normal Operation:
The predicted currents for normal operation are shown in Fig. 8 : the maximum current is almost 3 kA per IGBT module (average of 180 A per each of 16 IGBT die). IGBT B conducts only slightly more current than IGBT A. Assuming uniform current distribution in each IGBT die and that each die has an effective cross-sectional area, for the collector-emitter current, of 80 mm the maximum current density in the silicon is approximately 2.3 A/mm .
The current imbalance during the period of rising current is a result of of IGBT A being decreased during this period.
4) Simulation Results-Hard Short Circuit:
The simulated gate-emitter drive voltage, for operation with a hard short circuit, has a flattop duration of 800 ns. The maximum current is approximately 5.9 kA per IGBT module (average of 370 A per each of 16 IGBT die). The predicted currents are shown in Fig. 9 ; not only is the current imbalance significant, the current traces are diverging during the rising edge of the current waveform. This divergence is a result of of IGBT A being decreased by several volts during the period of rising current. IGBT B conducts a maximum current 20% greater than th of the module maximum current.
5) Simulation Results-Soft Short Circuit:
The simulated gate-emitter drive voltage, for operation with a soft short circuit, has a flattop duration of 1.2 s. The maximum current is 6 kA per IGBT module (average of 375 A per die). The predicted currents are shown in Fig. 10 ; the maximum current through IGBT B (490 A) is approximately 30% greater than th of the module maximum current and is a result of of IGBT B being increased by approximately 2.5 V during the period of rapidly rising current. The maximum current through IGBT A is less than th of the module maximum current and is a consequence of of IGBT A being decreased by approximately 3 V, during the period of rapidly rising current.
Assuming uniform current distribution in each IGBT die and that each die has an effective cross-sectional area, for the collector-emitter current, of 80 mm the maximum current density in the silicon of IGBT B is approximately 6.1 A/mm .
Since the soft short circuit leads to IGBT failure, this prediction is further analyzed to understand the reasons for the current imbalance between the die IGBT A and IGBT B.
V. ANALYSIS OF PREDICTIONS
IGBT B conducts significantly more current than IGBT A under both hard and soft short circuit conditions (Figs. 9 and 10) . However, IGBT B fails only under soft short circuit conditions (Table I) . Theories were formulated and tested for the increase LGateB in Fig. 6 ): see Table II;  2) mutual coupling between inductances in the main current paths and the control emitter (LControlEmitter in Fig. 6 ): see Table II;  3) rising voltage across the collector-emitter of the IGBT die, together with Miller capacitance between collector and gate, causing an increase in gate voltage; 4) the presence of a resistor in the gate circuit of each IGBT raft.
A. Effect of Mutual Coupling to Gate Traces
During a soft short circuit for IGBT B rises by almost 2.5 V and the maximum current through IGBT B is 490 A (Fig. 10) . To determine the effect of the mutual couplings to the gate traces and gate wire bonds, these couplings were set to zero. Without mutual coupling to the gates, the of both die IGBT A and IGBT B fall by about 3 V upon application of the soft short circuit, and the predicted currents through IGBT A and IGBT B are limited to 320 A and 350 A (Fig. 11) , respectively. Hence, inductive coupling from the main current paths to the gate traces significantly contributes to current imbalance between the IGBT die. Table II shows that the high current path LemitterB is most strongly coupled to LgateB; however, the couplings from the high current paths LemitterAB, LcollectorB and LemitterA to LgateB are significant too.
B. Effect of Mutual Coupling to Control-Emitter
To determine the effect of the mutual couplings to the control emitter these couplings were set to zero. Without mutual coupling to the control emitter, the IGBT of B rises by about 5 V when the soft short circuit occurs (Fig. 12) . As a result, the maximum fault current through IGBT B increases from 490 A to 520 A when the mutual couplings to the control emitter are set to zero. Similarly the maximum fault current through IGBT A increases from 360 A to 395 A.
Inductive coupling from the main current paths to the control emitter trace helps to limit the maximum current through the IGBT die. Table II shows that the high current path LEmitterAB is most strongly coupled to LcontrolEmitter; however the couplings from the high current paths LCollectorB and LEmitterA to LControlEmitter are significant too.
The control-emitter trace runs parallel to the segment of gate trace that controls IGBT B (Figs. 3 and 5): these traces are physically close, and have a similar geometry. The coupling coefficients from the high current paths LCollectorB, LEmitterA, and LEmitterAB, to both LGateB and LControlEmitter are similar in magnitude and, therefore, the induced voltages tend to have a relatively small effect on of IGBT B. However, the coupling coefficient from LEmitterB to LGateB is significantly larger than from LEmitterB to LContolEmitter: hence a rapidly rising current in the emitter of IGBT B couples strongly to its own gate, increasing (see Section V-A).
C. Effect of Miller Capacitance
To determine the effect of the Miller capacitance upon the magnitude of current in the IGBT die an additional, nonlinear, capacitance was modeled between the gate and collector of each die. Fig. 7 shows the measured Miller capacitance for an IGBT die; the value of this voltage dependent capacitance is approximately given by nF pF
Adding a nonlinear capacitor per die, whose value is given by (1), increases the maximum fault current from 490 to 500 A, for IGBT B, and from 360 to 380 A for IGBT A (Fig. 13) .
D. Effect of Gate Resistor
The PSpice predictions detailed above simulated a resistance of 4 in series with the gate drive for the 2 die; this models the presence of a 2 resistor in the gate circuit of each IGBT raft (IGBT raft consists of 4 die). To determine the effect of the gate resistor, simulations were performed as follows:
1) 2 in series with the gate drive for the 2 die; 2)
1 in series with the gate drive for the 2 die; 3)
0.1 in series with the gate drive for the 2 die. Halving the gate resistance, to 2 per half raft, decreases the maximum fault current from 490 A to 470 A for IGBT B, and from 360 A to 340 A for IGBT A (Fig. 14) : the maximum current is reduced from 6 to 5.6 kA per IGBT module. The reduction in current through IGBT B is a result of a decrease in the peak value of of IGBT B from 16.6 to 15.8 V. Further reducing the gate resistance to 1 per half raft decreases the maximum fault current to 450 A for IGBT B, and to 330 A for IGBT A (Fig. 15) : the maximum current is reduced to 5.4 kA per IGBT module. A gate resistance of 0.1 per half raft decreases the maximum fault current to 425 A for IGBT B, and to 320 A for IGBT A (Fig. 16 ): the maximum current is reduced to 5.1 kA per IGBT module. However, the PSpice simulations show that, with a gate resistance of less than approximately 0.6 per half raft (0.3 per raft of 4 die) the gate current can start to oscillate, which also results in large transient values of (Fig. 16 ). The value of the gate resistance significantly affects the magnitude of the fault current under soft short circuit conditions. Although a lower value of gate resistance results in lower fault currents, and more closely follows the externally applied gate-emitter voltage, the absolute value of current imbalance between IGBT die is not significantly affected.
VI. ANALYSIS OF SLAC IGBT
SLAC considered several layouts of IGBT modules to mitigate the current imbalance between die [2] . A modified rectilinear design, consisting of four rafts of die, was proposed and built (Fig. 17) . The design of the SLAC rectilinear IGBT module is similar to the IGBT module from manufacturer "A" in that it features four identical "rafts" of four IGBT die each, but differs in the geometry of both these rafts and their surrounding casing. Fig. 18 shows a detailed view of one raft of the SLAC rectilinear IGBT module. A preliminary model of this IGBT module, with a gate resistance of 2 per IGBT raft, has been simulated at TRIUMF under soft short circuit conditions; predictions show that this particular layout significantly reduces the current imbalance between IGBT die (Fig. 19) . The current imbalance between IGBT die is reduced because the layout reduces induced voltages in the gate-emitter circuits (Fig. 20) .
Reducing the gate resistance to 0.5 per IGBT raft reduces the maximum current by approximately 25 A per IGBT die.
An additional nonlinear capacitor per die, whose value is given by (1), to simulate the effect of increased Miller capacitance, increases the maximum current by approximately 12 A per IGBT die.
VII. CONCLUSION
The research has identified inductive coupling from the power traces to both the gate traces and gate wire bonds as the primary cause of current imbalance between the die in the IGBT module from manufacturer "A." The coupling to the gate circuits can boost the of die above the externally applied gate voltage and, therefore, potentially increase the fault current. Hence, IGBT module designs intended for high / applications need to pay particular attention to the internal layout relative to the main power paths.
A value of gate resistance of less than 2 , per IGBT raft, results in reduced fault currents, however, the absolute value of current imbalance between IGBT die is not significantly affected. A gate resistance of less than approximately 0.3 per raft (of 4 IGBT die) is not recommended as it results in oscillatory gate current. He has worked on the design, development and manufacture of a variety of high-speed, high-pulse power converters, and the electronic control systems. He is involved in collaboration with Lawrence Livermore National Laboratory, Livermore, CA, that designed, built, and tested the giga-watt Solid-State Induction Modulator at Stanford Linear Accelerator Center, Stanford, CA.
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